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I. INTRODUCTION
The increasing number of personal wireless applications demands for Radio Frequency (RF) front-ends capable to handle different standard specifications, signal conditions and battery status [1] . The trend is towards a maximum hardware reuse, by making as many transceiver building blocks as possible, digitally programmable, reconfigurable and compatible with mainstream nanometer CMOS technologies [2] .
Among other RF circuits, the design of the Low Noise Amplifier (LNA) is specially critical, due to its early position at the very beginning of the receiver chain, what makes this block a determinant factor in the overall system performance. The LNA has to simultaneously match the antenna and to amplify weak input signals with reduced noise contribution, high linearity and isolation from the rest of the receiver chain. This problem is aggravated in the case of multi-standard applications, in which LNAs must operate over different frequency ranges, whereas keeping reduced number of passive circuit elements to increase integration [1] .
The majority of multi-standard LNAs are based on the use of switchable passive networks to select the resonance frequency, thus preserving immunity to out-of-band interferers, although only one signal band is received at one time [3] , [4] . Besides, the use of switches forces a discrete frequency selection and introduces parasitic switch-on resistances and capacitances, with the subsequent trade-off between linearity, noise and speed. This limitation can be partially solved by using concurrent multi-band LNAs [5] , [6] ; which allows a simultaneous reception of multiple signal bands without using switches. However, the spurs in one band may corrupt signals in other band due to the LNA non-linear operation.
A common issue in most reported multi-standard LNAs is the increase of the number of integrated passive elements (basically capacitors and inductors) as compared to their mono-standard counterparts, not offering a clear advantage with respect to using separate mono-standard LNAs [1] , [2] . Moreover, most circuit topologies are based on stacked amplifiers (usually simple cascode) in either common-source or common-gate configuration, which are not very suited for low-voltage opperation. Recently, the use of folded cascode topology has been applied to the design of LNAs, although very little has been done for multi-standard applications [7] . This paper contributes to this topic and presents the design, layout implementation and electrical characterization of a reconfigurable two-stage folded cascode LNA in a 90-nm CMOS technology. The circuit is based on NMOS-varactor tuning networks to make the resonance frequency continuously programmable without needing any switches. An optimized design methodology has been used, that takes into account realistic equivalent circuit models for passive elements as well as the impact of package and technology parasitics. Post-layout simulations are shown to validate the presented approach.
II. PROPOSED RECONFIGURABLE FOLDED CASCODE LNA Fig. 1 . Schematic of the proposed reconfigurable folded cascode LNA.
is used to implement source degeneration whereas L o is the load impedance. Folded cascode amplifier is very suited for low-voltage applications -since bias voltage can be reduced to one transistor overdrive -with reasonable good linearity, stability and Noise Figure (NF) [7] . Thus, in order to get the required forward gain, S 21 , an additional amplifier stageformed by PMOS transistor M p3 and load inductor L o2 -is used. The circuit is biased by dc voltages V b1 and V b2 , which are respectively connected at the gates of M n1 and M p2 through the impedances Z b1 and Z b2 -implemented by diodeconected MOS transistors.
As the LNA is fully integrated as a stand-alone circuit, a termination of 50Ω is needed at both the input and the output terminals connected at the bonding PADs (see Fig. 1 ). For this purpose, C i and L g are used to provide the required input impedance, Z in , whereas decoupling capacitors C o and C op are used at the output node. The tuning mechanism of the LNA is achieved by varying the resonance frequencies of the different passive networks, through accumulation NMOS varactors, C t1−3 .
A. Effect of Circuit Parasitics
The schematic in Fig. 1 assumes ideal circuit elements, particularly integrated capacitors, varactors and inductors. In practice, circuit parasitics cause these elements to behave as RLC networks that may severely degrade the performance of the LNA [8] . This is specially important in the case of reconfigurable/adaptive RF circuits like the one proposed in this paper, because of the many different specifications to be covered by the same circuit.
In order to evaluate the impact of circuit parasitics, the proposed LNA was analyzed by replacing every inductor and varactor in Fig. 1 with the equivalent circuit shown in Fig. 2 [8], [9] . In the case of the inductor ( Fig. 2(a) ),the nominal inductance is given by L s1 + L s2 , whereas the remaining elements are circuit parasitics: C o1−3 and R b1−3 are respectively substrate capacitances and resistances; R s1−2 are series resistances and C s1−2 are embedded coupling capacitances. In the case of varactors (Fig. 2(b) ), C p is the nominal capacitance and C c is the variable voltage controlled capacitance, whereas the rest of circuit elements are parasitics, with L 1−2 and R p1−2 being series inductances and resistances, respectively, and R w is the well parasitic resistance.
B. Circuit analysis
Replacing the inductors and varactors in Fig. 1 with the RLC equivalent circuits shown in Fig. 2 , it can be shown that, after some approximations, the input impedance (Z i ) and the noise factor (F ) of the proposed LNA are respectively given by:
(1)
where
with c being the correlation factor; δ and γ are technology parameters; R RF is the RF source resistance; α = g mn1 /g dsn1 ; and g dsn1 , g mn1 and C gsn1 are respectively the small-signal drain-source conductance, transconductance and gate-source capacitance of M n1 . Parasitic resistors, capacitors and inductors (R p , R s , C p , etc.) are labelled accordingly to the name of their associated varactor/inductor in Fig. 1 .
The real part of Z i is chosen to be equal to R RF -usually 50Ω -in the band of interest, 1.85-2.48GHz in this case. In order to achieve proper impedance matching within this band, inductor L g and varactor C t1 are properly sized to get the required frequency tuning. This is illustrated in Fig. 3 by showing the trajectories of the values of these elements towards impedance matching within the band of interest, with Z si being the input impedance seen at the right of L g .
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(4) where
III. DESIGN METHODOLOGY The proposed LNA has been designed to fulfill the requirements of four wireless standards: GSM, Bluetooth, WCDMA and WLAN (IEEE 802.11b/g), including continuously-tuning operation within the band of interest. In order to cope with the different sets of specifications, the design equations described in previous section were used to find out an initial set of design parameters, as well as proper biasing to guarantee all transistors operating in the saturation region.
The initial design parameters are used as start point of an optimized design process, which combines electrical simulations using Cadence SpectreRF with genetic-based algorithms [10] in order to find out the best design parameters that fulfill the required specifications with minimum power consumption. For that purpose, the circuit in Fig. 4 was used. This circuit includes the package and the external components to be included in the PCB. A 4mmx4mm 12-pin QFN plastic package has been used. This package has been modeled using Cadence PKG tool in order to take into account their associated parasitics during the design process. Fig. 5(a) shows the flow diagram of the optimization process, where after a random variation of one of the design parameters -referred to as mutation -a set of simulations are performed to evaluate the performance of the LNA. The data extracted from simulations are used to evaluate a cost function -called adaptation -defined as:
where the subscripts i and r denote the ideal and real values of a given parameter; and f c stands for the central frequency of the frequency response of that parameter. For instance, f cN F i is the central frequency of the ideal NF function. Once adp is computed for a given set of design parameters, a new mutation is generated and the process is repeated again until a minimum value of adaptation is found as illustrated in Fig. 5(b) . In order to find out a global minimum, local minima are stored in a best-designs table, which remembers these minima in order to avoid them in ulterior mutations.
The outcome of the design procedure described above is the sizing and biasing of the LNA -summarized in Table I . As stated above, the performance of the circuit is adapted to the different standards specifications by varying the values of varactor capacitances -also shown in Table I.   TABLE I 
IV. LAYOUT AND SIMULATION RESULTS
The LNA has been implemented using a 90-nm CMOS technology with a single 1-V supply voltage. Fig. 6 shows the layout of the chip highlighting their main parts, namely integrated inductors, capacitors, NMOS varactors and CMOS active area. Integrated inductors have octagonal shape with a patterned ground shield. Input/output capacitors are implemented by M-O-M structures, which are based on the combination of stacked and finger metal-metal capacitors. All pads are ElectroStatic Discharged (ESD) protected. The die area, including pads, is 0.64mm 2 . Fig. 7(a) represents NF vs. input frequency for all standards under study. The overall minimum value of NF is 3.1 dB, obtained at 2.44 GHz, which corresponds to the WLAN operation mode. Fig. 7(b)-(d) show respectively S 21 , S 11 and S 22 . The minimum value of S 21 within the band of interest is above 12 dB, corresponding to WCDMA, whereas S 11 and S 22 are below -8.5 dB for all standards.
The operation of the circuit can be continuously tuned within the band of interest. This feature -illustrated in Fig. 8 for S 21 -is a direct consequence of using NMOS varactors in the resonance tuning networks, which provides approximately 700-MHz tuning range. Indeed, this is a peculiarity of the presented chip as compared to previously reported multi-standard LNAs -mostly based on using switchable LC tanks to select the operating frequency in a discrete way and using varactors to fine tuning the selected band. The difference in the presented design is that it achieves a coarse continuous frequency tuning capability, just using varactors. Finally, Table II 
CONCLUSIONS
The design and electrical implementation of a multistandard 1-V 90-nm CMOS folded cascode LNA has been presented. The use of NMOS-varactor based tuning networks allows the amplifier to adapt its performance to the specifications of different wireless standards. An optimizationbased design methodology has been used to find out the target requirements with adaptive power dissipation. Layoutextracted simulations including packaging circuit parasitics demonstrate a correct performance of the circuit. 
